The main problems to construct a wide band delay block with more than 10nsec delay are insertion loss and its high variation of in overall frequency band width. In this paper, design and implementation of a wideband delay circuit in Xband is presented. All important specifications such as insertion loss and flatness in frequency response and free of high order effects in time domain, has been solved in this project. The final experimental result is a delay block with an 100nsec delay, 0dB compensated insertion loss and 3dB of flatness in frequency bandwidth of 7-11GHz and a very good time response without second and third order effects in time domain.
I. INTRODUCTION
A delay line is used to delay a signal by certain time while minimising the distortion caused by crosstalk, dispersion and loss. There are many applications for a delay line like phase shifter in phase array radars, pulse compression radars, calibration of microwave altimeter, and loop circuits in ECM circuits [1] . One of the most important applications of delay lines with large delay is Range Gate Pull Off (RGPO) in an ECM system which in, amplified, repeated/delayed pulses result in a false range measurement and can confusing the radar target detection and tracking process [2] . There are a few ways to delay a signal. One of them is Piezoelectric Transducer which converts electromagnetic energy to acoustic energy (and also reconverts acoustic energy back into electromagnetic energy after the energy is delayed in the acoustic crystal) [3] . Another way to delay a signal is a CPW transmission line with superconductor. This can be used as a low loss ultra wide band delay line. To achieve larger band width it has to be smaller in size to decrease the undesired effects of resonance frequencies [1, 4] . Microstrip transmission lines are another way to produce small delay [5] which have high loss and variation of loss over frequency so can be used for delays less than 12nsec [1] . Like microstrip, coaxial cables are high loss delay lines, but they are better than microstrip or stripline because of less loss and variation of loss. It is difficult for coaxial cables and/or microstrip printed circuit board (PCB) delay lines to get a long delay whilst maintaining a small size and low insertion loss over a wide frequency band [4] . In these cases the main problem for a wide band delay line is high variation of insertion loss over frequency range, thus there is not a constant insertion loss for total frequency bandwidth. In this paper, at first requirements of an 100nesc X-band delay block consisting a wideband divider to select delay or not, coaxial cable as delay element, compensator and amplifiers to achieve 0dB of gain have surveyed. After that, the procedure of simulation to determine final design has described and at last final results of implementation and testing have presented. Fig.1 shows a block diagram of a selective delay line which can make delay or cancel it by a TTL command. The goal of this design is achieving a long delay (100nsec) in X-band signal from 6GHz to 12GHz with frequency response variation less than 3dB over frequency bandwidth. It should have selectable delay, VSWR better than 2 and 0dB of overall gain. To achieve desired results, each part of this block diagram should have some specifications which are explained in the following. 
II. DESIGN PROSEDURE

A. Divider
A wide band divider is necessary to select delay or not. For this purpose, a double stage compensated Wilkinson divider [6] is designed and implemented on a Rogers5880 microstrip board. After simulation and optimization by ADS (Advanced Design System 2005) the final structure for this part is obtained. Fig.2a shows the final layout of this divider which is designed and implemented. Fig.2b shows the simulation results, S11, S21, S22 and S23.
The first and second resistors (100 ohm and 200 ohm respectively) are mounted to improve the isolation between output ports up to 20dB. 
B. Delay Element
In this project, the final solution to make delay is a high precision 18GHz Huber & Suhner coaxial cable (S_04272_B). The signal delay of this cable is 4.1nsec/m so to achieve 100nsec of delay, 24.4m length of it, is required. Fig.3a shows the insertion loss of 24.4m of this cable from datasheet and fig.3b shows the experimental result of this cable with two SMA connectors. 
C. Compensator
Since 24.4m of cable make a high insertion loss and approximately 8dB linear variation of insertion loss over the frequency bandwidth, a special amplification and structure is needed to compensate these effects. There are different methods to compensate the slope of a frequency response in a circuit. First of all, a lumped network of resistor, capacitor and inductor can be used as equalizer [7, 8] . The most important problem of these networks is that achieving 8dB linear slope over almost 1-octave is not possible. The next method is to use the out band positive slope of a BPF. This design contains two microstrip lines which are joined together with two different widths and a stub between them. The simulation result of this design is good but the reflection of input and output (S11, S22) make mismatch for amplifiers and other parts of the total circuit. So the next important goal in this part is to achieve an absorptive compensator. The last design which is used in this project is an unbalanced Wilkinson divider that optimized in ADS to make an 8dB positive linear slope for S21 and have S11 less than -7dB and S22 less than5dB. Fig.4a shows the layout of this compensator in ADS on a Rogers5880 microstrip board and Fig.4b shows the simulation results of S11, S22 and S21. There are two 50ohm resistors for matching of port3 and isolation resistor consequently and a 3dB attenuator is used to improve S22 at the output.
D. Amplifiers
To compensate insertion loss of 24.4m cable and compensator, 36dB gain is necessary to achieve 0dB gain for this block. In this design, two kinds of MMIC are used. The first one is Agilent Technology's 6-18GHz MMIC, AMMP5618 and the next one is Hittite's 6-18GHz MMIC, HMC441LC3B.
III. FINAL DESIGN After combining subcircuits together and doing many simulations with considering of undesired effects, the final structure is achieved. The final block diagram is shown in Fig.5 . In this block diagram, to terminate insertion loss of divider and Hittite switch (HMC547LP3) in the output, a 6dB attenuator and an AMMP Amplifier is required. Except divider and compensator, other parts of block design are on Rogers6010 microstrip board. 
A. Simulation results
All footprints, lines and ground planes of final design were simulated in EM simulator of ADS. Fig.6a shows the overall circuit structure of final design in ADS schematic simulator, Fig.6b and Fig.6c show the simulation results of insertion loss of delay and no delay path respectively. 
B. Experimental results
After implementing all parts together, the final circuit was achieved and tested. Fig.7a shows the insertion loss of delay path and Fig.7b is the insertion loss of no delay path. To measure the delay of two paths, a pulse modulated RF signal used and at the output, a detector (ACTP1528N) used to detect the envelope of RF. Fig.8a shows the delay of no delay path related to reference pulse (wave form no.1) and Fig.8b shows the delay of delay path. A 31nsec common delay for both paths is because of gate delay of input switch control circuit so the individual delay is 100nsec. As it is shown in Fig.8 there is no effect of second and third reflections in time response and a pure response is achieved. At last Fig.9 shows a photo of circuit after mounting. All connectors for this circuit are SMA (stripline) type and the material of fixture is Aluminium. Fig. 9 A photo of 100nsec compensated delay block without cable IV. CONCLUSION In this paper, a coaxial cable delay line to make 100nsec of delay in X-band signal was designed and implemented and the problems of insertion loss and variation of it have solved by a special absorptive compensator and an ultra wideband compensated Wilkinson divider is designed and used to make a selective delay. Also simulation and experimental results confirm each other well and remarkable results of frequency and time domain are the other strength of this project. Table.1 shows final specification of this block. Input return loss (S11) <-10dB <-10dB
Output return loss (S22) <-10dB <-8.3dB
Frequency range 7-11GHz 7-11GHz 2 nd and 3 rd effects none none note. The mismatch between simulation and experimental results is under investigation will present in final paper.
